Time-Precision Flexible Adder
Por favor, use este identificador para citar o enlazar este ítem:
http://hdl.handle.net/10045/45454
Registro completo de metadatos
Campo DC | Valor | Idioma |
---|---|---|
dc.contributor | Informática Industrial y Redes de Computadores | es |
dc.contributor.author | García-Chamizo, Juan Manuel | - |
dc.contributor.author | Mora Pascual, Jerónimo Manuel | - |
dc.contributor.author | Mora, Higinio | - |
dc.contributor.other | Universidad de Alicante. Departamento de Tecnología Informática y Computación | es |
dc.date.accessioned | 2015-03-03T13:15:33Z | - |
dc.date.available | 2015-03-03T13:15:33Z | - |
dc.date.issued | 2003 | - |
dc.identifier.citation | Proceedings of the 2003 10th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2003. Vol. 3. IEEE, 2003. ISBN 0-7803-8163-7, pp. 994-997 | es |
dc.identifier.isbn | 0-7803-8163-7 | - |
dc.identifier.uri | http://hdl.handle.net/10045/45454 | - |
dc.description | Paper submitted to 10th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Sharjah, Emiratos Árabes, 2003. | es |
dc.description.abstract | A new conception of flexible calculation that allows us to adjust a sum depending on the available time computation is presented. More specifically, the objective is to obtain a calculation model that makes the processing time/precision more flexible. The addition method is based on carry-select scheme adder and the proposed design uses precalculated data stored in look-up tables, which provide, above all, quality results and systematization in the implementation of low level primitives that set parameters for the processing time. We report an evaluation of the architecture in area, delay and computation error, as well as a suitable implementation in FPGA to validate the design. | es |
dc.description.sponsorship | This work is being backed by grant DPI2002-04434-C04-01 from the Ministerio de Ciencia y Tecnología of the Spanish Government. | es |
dc.language | eng | es |
dc.publisher | IEEE | es |
dc.rights | © 2003 IEEE | es |
dc.subject | Application specific architectures | es |
dc.subject | Look-up tables | es |
dc.subject | Specialized architecture | es |
dc.subject | Adder | es |
dc.subject.other | Arquitectura y Tecnología de Computadores | es |
dc.title | Time-Precision Flexible Adder | es |
dc.type | info:eu-repo/semantics/conferenceObject | es |
dc.peerreviewed | si | es |
dc.identifier.doi | 10.1109/ICECS.2003.1301676 | - |
dc.relation.publisherversion | http://dx.doi.org/10.1109/ICECS.2003.1301676 | es |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | es |
Aparece en las colecciones: | INV - I2RC - Comunicaciones a Congresos, Conferencias, etc. INV - AIA - Comunicaciones a Congresos, Conferencias, etc. |
Archivos en este ítem:
Archivo | Descripción | Tamaño | Formato | |
---|---|---|---|---|
TPFA20030826.pdf | Versión revisada (acceso abierto) | 252,25 kB | Adobe PDF | Abrir Vista previa |
Todos los documentos en RUA están protegidos por derechos de autor. Algunos derechos reservados.