A compiler-based infrastructure for fault-tolerant co-design
Por favor, use este identificador para citar o enlazar este ítem:
http://hdl.handle.net/10045/14924
Título: | A compiler-based infrastructure for fault-tolerant co-design |
---|---|
Autor/es: | Restrepo Calle, Felipe | Martínez-Álvarez, Antonio | Palomo Pinto, Francisco Rogelio | Aguirre Echanove, Miguel Ángel | Cuenca-Asensi, Sergio |
Grupo/s de investigación o GITE: | UniCAD: Grupo de investigación en CAD/CAM/CAE de la Universidad de Alicante |
Centro, Departamento o Servicio: | Universidad de Alicante. Departamento de Tecnología Informática y Computación | Universidad de Sevilla. Departamento de Ingeniería Electrónica |
Palabras clave: | Reliability | Verification | Design |
Área/s de conocimiento: | Ciencia de la Computación e Inteligencia Artificial | Electrónica |
Fecha de creación: | ene-2010 |
Fecha de publicación: | 28-jun-2010 |
Editor: | ACM |
Cita bibliográfica: | RESTREPO CALLE, Felipe, et al. "A compiler-based infrastructure for fault-tolerant co-design". En: SCOPES 2010 : proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, St. Goar, Germany, June 28-29, 2010. New York, NY : ACM, 2010. ISBN 978-1-4503-0084-1 |
Resumen: | The protection of processor-based systems to mitigate the harmful effects of transient faults (hardening) is gaining importance as technology shrinks. Hybrid hardware/software hardening approaches are promising alternatives in the design of such fault tolerant systems. This paper presents a compiler-based infrastructure for facilitating the exploration of the design space between hardware-only and software-only fault tolerant techniques. The compiler design is based on a generic architecture that facilitates the implementation of software-based techniques, providing an uniform isolated-from-target hardening core. In this way, these methods can be implemented in an architecture independent way and can easily integrate new protection mechanisms to automatically produce hardened code. The infrastructure includes a simulator that provides information about memory and execution time overheads to aid the designer in the co-design decisions. The tool-chain is complemented by a hardware fault emulation tool that allows to measure the fault coverage of the different solutions running on the real system. A case study was implemented allowing to evaluate the flexibility of the infrastructure to fit the reliability requirements of the system within their memory and performance restrictions. |
Patrocinador/es: | This work makes part of RENASER project (ESP2007-65914-C03-03) funded by the 2007 Spain Research National Plan of the Ministry of Science and Education in which context this work has been possible. The work presented here has been carried out thanks to the support of the research project 'Aceleracióon de algoritmos industriales y de seguridad en entornos críticos mediante hardware' (GV/2009/098) (Generalitat Valenciana, Spain). |
URI: | http://hdl.handle.net/10045/14924 |
ISBN: | 978-1-4503-0084-1 |
DOI: | 10.1145/1811212.1811218 |
Idioma: | eng |
Tipo: | info:eu-repo/semantics/conferenceObject |
Derechos: | © ACM, 2010. This is the author's version of the work. It is posted here by permission of ACM for your personal use. Not for redistribution. The definitive version was published in SCOPES 2010 : proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, 2010. ISBN 978-1-4503-0084-1 http://doi.acm.org/10.1145/1811212.1811218 |
Revisión científica: | si |
Versión del editor: | http://doi.acm.org/10.1145/1811212.1811218 |
Aparece en las colecciones: | INV - UNICAD - Comunicaciones a Congresos, Conferencias, etc. |
Archivos en este ítem:
Archivo | Descripción | Tamaño | Formato | |
---|---|---|---|---|
scopes2010_v20100423_camera_ready_final.pdf | Versión final (acceso restringido) | 1,48 MB | Adobe PDF | Abrir Solicitar una copia |
scopes2010.pdf | Versión revisada (acceso libre) | 1,43 MB | Adobe PDF | Abrir Vista previa |
Todos los documentos en RUA están protegidos por derechos de autor. Algunos derechos reservados.