A BCD-based architecture for fast coordinate rotation

Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10045/12558
Registro completo de metadatos
Registro completo de metadatos
Campo DCValorIdioma
dc.contributorUniCAD: Grupo de Investigación en CAD/CAM/CAE de la Universidad de Alicanteen
dc.contributor.authorJimeno-Morenilla, Antonio-
dc.contributor.authorMora, Higinio-
dc.contributor.authorSanchez-Romero, Jose-Luis-
dc.contributor.authorPujol, Francisco A.-
dc.contributor.otherUniversidad de Alicante. Departamento de Tecnología Informática y Computaciónen
dc.date.accessioned2009-11-20T11:07:25Z-
dc.date.available2009-11-20T11:07:25Z-
dc.date.created2007-07-06-
dc.date.issued2008-02-26-
dc.identifier.citationJIMENO MORENILLA, Antonio, et al. "A BCD-based architecture for fast coordinate rotation". Journal of Systems Architecture. Vol. 54, No. 8 (Aug. 2008). ISSN 1383-7621, pp. 829-840en
dc.identifier.issn1383-7621 (Print)-
dc.identifier.issn1873-6165 (Online)-
dc.identifier.urihttp://hdl.handle.net/10045/12558-
dc.description.abstractAlthough radix 10 based arithmetic has been gaining renewed importance over the last few years, decimal systems are not efficient enough and techniques are still under development. In this paper, an improvement of the CORDIC (coordinate rotation digital computer) method for decimal representation is proposed and applied to produce fast rotations. The algorithm uses BCD operands as inputs, combining the advantages of both decimal and binary systems. The result is a reduction of 50% in the number of iterations if compared with the original Decimal CORDIC method. Finally, we present a hardware architecture useful to produce BCD coordinates rotations accurately and fast, and different experiments demonstrating the advantages of the new method are shown. A reduction of 75% in a single stage delay is obtained, whereas the circuit area just increases in about 5%.en
dc.languageengen
dc.publisherElsevieren
dc.subjectBinary coded decimalsen
dc.subjectComputer performanceen
dc.subjectCORDICen
dc.subjectDigital arithmeticen
dc.subject.otherArquitectura y Tecnología de Computadoresen
dc.titleA BCD-based architecture for fast coordinate rotationen
dc.typeinfo:eu-repo/semantics/articleen
dc.peerreviewedsien
dc.identifier.doi10.1016/j.sysarc.2008.02.001-
dc.relation.publisherversionhttp://dx.doi.org/10.1016/j.sysarc.2008.02.001-
dc.rights.accessRightsinfo:eu-repo/semantics/restrictedAccess-
Aparece en las colecciones:INV - UNICAD - Artículos de Revistas
INV - AIA - Artículos de Revistas

Archivos en este ítem:
Archivos en este ítem:
Archivo Descripción TamañoFormato 
Thumbnailsdarticle.pdfVersión final (acceso restringido)496,46 kBAdobe PDFAbrir    Solicitar una copia


Todos los documentos en RUA están protegidos por derechos de autor. Algunos derechos reservados.