



# **COMPUTERS ORGANIZATION**

## **2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING**

### **UNIT 5 – INPUT/OUTPUT UNIT**

**JOSÉ GARCÍA RODRÍGUEZ**

**JOSÉ ANTONIO SERRA PÉREZ**



Index

# I/O Unit


- ◆ Introduction. I/O Problem
- ◆ I/O Device
- ◆ I/O Controller
- ◆ Transfer Techniques
  - ◆ I/O by program
  - ◆ I/O by interruptions
  - ◆ I/O by DMA
- ◆ I/O Processor
- ◆ I/O in MaNoTaS



Computer  
Structure

# Introduction

## Computer structure





## Main Functions

# Introduction

The I/O system makes three main functions:

- ◆ To address external devices.
- ◆ To make data transfer between external devices and CPU.
- ◆ To synchronize.



I/O Problem

# Introduction

## I/O Problem

- Asynchronous operation. The main memory can be considered that it works synchronously with the processor. The I/O devices not.
- Speed difference. The I/O devices are slow and they do not transmit data by a continuous flow. It causes that the processor must to wait.

**Necessity** to control the asynchronous operations and to solve the speed difference so that the processor does not wait too much and it reduce the global output of the system.



**I/O CONTROLLER**




I/O Controller

# Introduction

This controller has two main functions:

- ◆ To communicate with the CPU and the memory through the system bus.
- ◆ To communicate with one or some external devices by specific links of each device.





Classification  
And  
Definition

# I/O Devices

An external device is connected to the computer by a link with an I/O controller.

The link is used to interchange data and control and state information between the I/O controller and the external device.

## Classification:

- ◆ Adapted to the user. They are appropriate to communicate information to the user.
- ◆ Adapted to the machine. They allow to communicate with the system. To this type belong the secondary storage units.
- ◆ Of communication. They allow the information transfer between remote devices. This devices can be adapted to the user, to the machine or can be another computer.



I/O device  
Structure

# I/O Devices


- ◆ A control logic to govern its operation.
- ◆ A transducer.
- ◆ A small memory (registry/buffer) to store temporarily the data that it transfers.
- ◆ The data.
- ◆ Control signals that determine the function the device makes.
- ◆ State signals that indicates the device state.



## I/O device Structure

# I/O Devices

## Generic Scheme





## Definition

# I/O Controller

An I/O controller or I/O module is the computer element responsible for the control of one or more external devices and for data interchange between the said peripheral with the main memory or the CPU registries.

The I/O controller must have an internal interface to the computer for his connection with the CPU and the main memory and an external interface to the computer for his connexion with the external device.



Function

# I/O Controller

The I/O controller main functions we can group them in the following categories:

- ◆ Communication with the CPU
- ◆ Communication with the external device
- ◆ Data temporary storage
- ◆ Control and timing
- ◆ Errors detection



Function

# I/O Controller

## ◆ CPU Communication

The data transfer between an external device and the CPU need the following sequence actions:

1. The CPU asks the I/O controller that verifies the external device state which it is connected.
2. The I/O controller returns the external device state.
3. If the device is operative and ready to transfer, the CPU asks for the data transference through an order to the I/O controller.
4. The I/O controller gets the external device data.
5. The data is transferred from the I/O controller to the CPU.



Function

# I/O Controller

## ◆ CPU Communication

The communication with the CPU requires:

- ◆ Order decoding. The I/O controller must know what order has sent him to the CPU.
- ◆ Data. The data interchange between the CPU and the I/O controller is made by the data bus.
- ◆ Information about the state. State, errors, etc.
- ◆ Direction recognition. The I/O controller recognizes an unique direction for each peripheral that it controls.



Function

# I/O Controller

## ◆ External Dev. Communication

The communication with the external device includes orders, device state information and data.

## ◆ Data temporary storage

It is necessary because of different speeds between internal interface with the computer (connection to the main memory and the CPU) and the external interface (connection with the device).



Function

# I/O Controller

## ◆ Errors detection

The I/O controller is the responsible of errors detection and to inform to the CPU when they happen.

There are different types of errors:


- ◆ Errors of mechanical and electrical anomalies transmitted by the own external device.
- ◆ Errors in the bit sequence that transmit from the device to the I/O controller.



Structure

# I/O Controller

## Block Diagram



To the registries set usually they are called controllers ports



System  
communication

## I/O Controller

Three possibilities exist of interconnecting the CPU with the memory and the I/O unit:


- ◆ To use a common bus for the memory and the I/O system, with independent control lines for each one.
- ◆ To use an only bus with common control lines.
- ◆ To use some independent buses, one for the memory and the others for I/O systems.



System communication

# I/O Controller

System with some buses





# I/O Transference Techniques

- ◆ **I/O by program.** The CPU executes a program that has a direct control of the I/O operation. The CPU will have to wait and the output system will decrease.
- ◆ **I/O by interruptions.** The CPU send an I/O order and it continues executing other instructions until it is interrupted by the I/O controller, when it has ended its work.

In these two techniques, the CPU is the responsible to read the data.

- ◆ It would be better the CPU was with the data in main memory when the I/O controller warns to him. This is obtained with the transference techniques by means of **direct memory access.**



## Concept

# I/O by program

1. When the CPU is executing a program and it finds an I/O instruction, it sends an order to the suitable I/O controller.
2. This controller makes the requested action and next it modifies the content of its state registry.
3. The CPU is the responsible of periodically to verify the I/O controller state until it finds that the operation has ended.



Concept

## I/O by program

In order to execute an I/O instruction, the CPU sends an I/O order and a direction that specifies the controller and the peripheral.


Next, the CPU can send to the controller four types of orders:

- ◆ Control order.
- ◆ Verification order.
- ◆ Reading order.
- ◆ Writing order.



Reading  
Example

# I/O by program



Reading by means of  
I/O controlled by  
program

Disadvantage:

The processor does not  
make any useful work  
while it remains in the  
delay curl.



Address

## I/O by program

When the CPU, the main memory and the I/O unit share a common bus, are possible two address modes:

- ◆ I/O assigned or mapped in memory (“memory-mapped”)

Exists an only directions space for the memory positions and the I/O devices. The CPU deals with the data and states registries the I/O controllers as memory positions and uses the same machine instructions to accede to the memory and to the peripheral.


Usually, when a memory map is designed, a segment of directions space is reserved for the internal registries of the I/O controllers.



Address

## I/O by program

This type of address uses one of reading and another one of common writing.






Address

## I/O by program

- ◆ Isolated I/O

It uses different reading and writing control lines for memory and I/O.

The complete rank of directions is available for both





Concept

## I/O by interruptions


The basic idea of the I/O mechanism by interruptions consists of eliminating the delay curl.

1. The CPU sends an I/O order to the peripheral hoping to the I/O operation takes place.
2. When the peripheral is prepared to interchange information, it forces an interruption in the task that the CPU makes so that it takes care of the I/O operation.
3. Then the CPU makes the data transference, in the same way that in the case oh I/O controlled by program, and next continues executing the program that it had interrupted.



## Concept

# I/O by interruptions




The peripheral notices the CPU that is prepared for the transmission, activating a special line of the control bus called line of interruption request (**INTR**: Interrupt Request).

The CPU uses its acknowledge line of interruption (**INTA**: Interrupt Acknowledge) to indicate to the peripheral that it is possible to be transmitted.



## Reading Example

# I/O by interruptions



Reading by means of I/O controlled by interruptions



Steps

# I/O by interruptions

Sequence of steps in the treatment of an interruption request:

1. The I/O controller or another system activate the line of interruption request (INTR).
2. The CPU completes the instruction execution in course and then suspends the execution of the present program.
3. The CPU informs to the peripheral that its interruption request has been recognized by means of a scouting line of interruption (INTA). In this moment, the device deactivates the interruption request line (INTR).
4. The CPU saves the content of the program accountant and the state registry in the stack.
5. The CPU loads the new program associated accountant to the interruption.



## Steps

# I/O by interruptions

Sequence of steps in the treatment of an interruption request:

6. The information keeps from the other accessible registries by program.
7. The CPU inhibits the interruptions (mask bit) and begins to execute the corresponding service program of the interruption (**service routine**).
8. Once finalized the service program of the interruption, the interruptions system activates again that had inhibited and the state information of the process is recovered.
9. The state registry and the initial program accountant will be recovered. The CPU continues the program execution interrupted in the point in which it left it.



## Concepts

# I/O by interruptions

- ◆ Keeping this context supposes an additional overload in the treatment of the interruptions. In some systems it is made by hardware and in others by software.
- ◆ The user must have some mechanism that allows him to activate or to deactivate interruption requests.




Management  
several  
peripheral

## I/O by interruptions

When several peripheral exist, the CPU has the problem of knowing what peripheral has activated the line of interruption request and in what order to take care of the peripheral in case several have activated it simultaneously.

The interruption identification can be made using several interruptions lines.




Its  
implementation  
occupies much  
space



Management  
several  
peripheral

# I/O by interruptions

To use a single interruption line.



The CPU has the **problem** to differentiate what of the connected peripheral is the one that generated the interruption.



Management  
several  
peripheral

## I/O by interruptions

- ◆ Identification by software consultation or survey (polling).

The CPU executes a general service routine of interruptions where it interrogates to each one of the I/O controllers to determine what of them it originated the interruption.

Once it has been identified to the peripheral, the CPU begins to execute a specific service program for that interruption.

Disadvantage: the CPU uses a certain time to find out the peripheral that has caused the interruption. The order in which it is verified if the peripheral has interrupted or not, determines the priority of each interruption.



Management  
several  
peripheral

## I/O by interruptions

- ◆ Consultation hardware (interrupciones vectorizadas)

The peripheral sends to the CPU the INTR and an interrupt vector.

This vector is the direction of the I/O controller.

The CPU by means of the interrupt vector determines the beginning of the specific service program of that interruption.


In this way, it is avoided to have to execute in the first place a general service routine to find out the peripheral that has asked for the interruption.



Management  
several  
peripheral

# I/O by interruptions

Scheme with vectorizadas interruptions



This technique also knows like chained interruptions or connection in chain (daisy chain).

The maxim priority has the peripheral 1 that is the one that is next to the CPU and the minim the peripheral n.



Classification

# I/O by interruptions

## Clasificación

Criterion	Description
Source	External. It generates the device Internal. It generates the CPU Simulated. They are software interruptions
Number of interruption lines	A line. Only 1 interruption request line. Several lines of interruption request.
Control of the CPU on the interruption	Maskable. The CPU can deactivate them. Nonmaskable. The CPU cannot deactivate them.
Interruption identification source	Several lines of interruption request. Survey. The interruption is identified by program Vectorizada. The interruption identifies to the peripheral.
Interruption Priority Management	By software. A program determines the priority. By hardware. A circuit determines the priority.
Interruption levels	By hardware. A circuit determines the priority. Multilevel. Nesting of interruptions.



Interruptions  
Controller

## I/O by interruptions

The interruptions controller PIC (Programmable Interrupt Controller) allows to extend the line number of interruption of the CPU and it is in charge of all the management of the interruptions system.

Functions:


- ◆ To identify the interruption source.
- ◆ To establish the priorities of each peripheral. A priority coder uses.
- ◆ To activate or to deactivate of selective form interruption requests that receive. It uses registry of masks.
- ◆ To send to the CPU information about the interruption request and what is the peripheral that must be taken care of.



## Interruptions Controller

# I/O by interruptions

## Architecture of a interruptions system




The PIC solves simultaneous requests of different peripheral by means of a **priority coder**.



Example  
interrupts  
controller

# I/O by interruptions

## Interrupts Controller: **Intel 8259A.**



- It can handle up to 8 peripheral.  
Cascade connection  
up to 64 peripheral

• Interruptions  
Nesting

• Priorities rotation.

• Interruptions  
camouflage.



Concept

## I/O by DMA

The two previous I/O techniques present/display two disadvantages:

- ◆ The data transfer is limited by the speed whereupon the CPU can verify and take care of a peripheral.
- ◆ The CPU is forced to manage the I/O transference.

When great amounts of data move, a more effective technique is needed more than the less possible CPU takes part:

Data transfer by means of a controller of direct memory access de datos mediante un controlador de acceso directo a memoria (Direct Memory Access).



Controller

## I/O by DMA

The formed controller of DMA:


- ◆ Data registries.
- ◆ Address register: it stores the direction of the following word that is going away to transmit (automatic increase).
- ◆ Registry accountant of words: it stores the number of words that are to send (automatic increase). If it is worth 0, the interruption signal is sent to the CPU indicating to him that the transference has finalized.



DMA  
Controller

# I/O by DMA

## Structure






DMA  
Controller

## I/O by DMA

Connections with the rest of elements:

1. Using a system bus that interconnects all the modules.  
Economic and little effective configuration.






DMA  
Controller

## I/O by DMA

- Using a system bus that interconnects all the modules except the ES controllers.






DMA  
Controller

## I/O by DMA

3. Using a I/O bus that interconnects all the I/O controllers to the DMA controller





Operation

## I/O by DMA


1. CPU sends: the peripheral direction, the operation type (read/write), the position of beginning in memory and the number of words that must read or write.
2. Now the CPU can make another task.
3. The DMA controller transfers directly, word to word, the complete data block between peripheral and the memory, without happening through the CPU.
4. When the transference finalizes the DMA controller sends a interruption signal to the CPU to indicate to him that it has already finished.
5. In this form the CPU participates solely in the beginning and at the end of the transference.



Interruption

## I/O by DMA

In this type of transference, the DMA controller needs to have the control of the bus to be able to transfer data towards or from the memory.






Data  
Transference

## I/O by DMA

Methods to data transfer:

1. **By bursts.** When the DMA takes the bus control does not release it until to have transmitted the block of data requested. With this method the greater speed of transference is obtained but it is had to the inactive CPU during relatively long periods.






Data  
Transference

## I/O by DMA

- By cycle stealing.** When the DMA takes the control of the bus retains it during a single cycle. It transmits a word and it releases the bus. The cycle stealing reduces to the maximum to the transference speed and the DMA interference controller on the activity of the CPU.






Data  
Transference

## I/O by DMA

- 3. Transparent DMA.** The DMA steals cycle when the CPU is not using the system bus. In certain phases of the instruction execution the CPU does not use the bus and is then when it can it uses the DMA. The program execution of the CPU does not reduce its speed, but concurrently a transference by DMA takes place.





Data  
Transference

## I/O by DMA

4. **Multiported memory.** The CPU is connected to one of the ports of the main memory and the rest of ports is used for the DMA controllers and I/O controller.

The greater disadvantage of the multiported memory is its cost.



Concept

## I/O Processor

The I/O controllers have improved causing who behave like a processor.

- ◆ The CPU causes that the I/O controller executes a I/O program in memory.
- ◆ CPU causes that the I/O controller executes a I/O program in memory.

The I/O controller takes and executes its instructions without CPU intervention. To this type of I/O controller is denominated **I/O channel**.

- ◆ A later improvement of the I/O channels has been to incorporate a local memory to them with which now they are possible to be seen like computers.

With this architecture, a great set of I/O devices with the minimum intervention of the CPU can be controlled. To this type of I/O controller is denominated **I/O processor**.




Types

# I/O Processor

Types of I/O processor:

- ◆ **Selector channel.** A selector channel controls several high speed devices. At any moment of time it is dedicated to the data transfer with only one of these devices.






Types

# I/O Processor

- ◆ **Channel multiplexor.** A channel multiplexor can control of simultaneous form operations of ES with multiple devices. For peripheral of low speed, a multiplexor of bytes. For devices of high speed, a multiplexor of blocks.





I/O MaNoTaS

## I/O in MaNoTaS

- ◆ The interruptions system is formed by 32 software numbered interruptions from the 0 to the 31.

Associated to the system of interruptions they are an instruction set: INT, IRET, CLI and STI.

- ◆ The I/O communication is made connecting the peripheral one to one of the 256 I/O ports of 8 numbered bits from the 0 to the 255.

MaNoTaS has the instruction IN reading of a port and instruction OUT to write.



I/O MaNoTaS

# I/O in MaNoTaS

Example:

```
; Program that reads 10 bytes of peripheralIN (1)
; and writes in the peripheralOUT (0)
mvi 0,C
bucle:
    in 1
    out 0
    inr c
    mov c,a
    cpi 10
    jz fin
    jmp bucle
fin:
    jmp [FFFFh]
```

**Note:** Before executing the program they must connect the peripheral in the MaNoTaS simulator.