

---

---

## Referencias

A continuación se detallan las reseñas bibliográficas del material que ha servido para la elaboración de este trabajo:

**[Aberth y Schaefer, 1992]**

O. Aberth, M.J. Schaefer, *Precise Computation Using Range Arithmetic, via C++*, ACM Transactions on Mathematical Software, Vol. 18, no. 5, pp. 481-491, 1992.

**[Alefeld y Herzberger, 1983]**

G. Alefeld, J. Herzberger, *Introduction to Interval Computations. Computer Science and Applied Mathematics*. Academic Press, 1983.

**[Altwaijry, 1997]**

H. Altwaijry. *Area and performance Optimiced CMOS Multipliers*. PhD Thesis, Stanford University, 1997.

**[Antelo et al, 2002]**

## Referencias

11,001001000011111010101000100010001000100010101000100010001101001100100110001000101001100011011000001101110000011001101001001010010000010010110000010001

0001010011001111100110001110100

E. Antelo, T. Lang, P. Montuschi, A. Nannarelli, *Fast Radix-4 Retimed Division with Selection by Comparisons*, IEEE International Conference on Application-Specific Systems, Architectures, and Processors, pp. 185-196, 2002.

### [Arnold et al, 2003]

M.G. Arnold, J.García, M.J. Schulte, *The Interval Logarithmic Number System*, Proceedings of the 16th IEEE Symposium on Computer Arithmetic, 2003.

### [Bailey, 1993]

D. H. Bailey. *A Portable High Performance Multiprecision Package*. TR-RNR-90-022, 1993.

### [Beaumont-Smith et al, 1998]

A. Beaumont-Smith, N. Burgess, S. Lefrere, C.C. Lim, *Reduced Latency IEEE Floating-Point Standard Adder Architectures*, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, 1998.

### [Belski y Kaluzhnin, 1980]

A.A. Belski, L.A. Kaluzhnin, *División inexacta*. Lecciones populares de matemáticas, Ed. Mir, 1980.

### [Bennett y Melski, 1995]

S. Bennett, D. Melski. *A Reason to Add Registers*. Technical Report, 1995.

### [Benowitz et al, 2002]

E.G. Benowitz, M.D. Ercegovac, F. Fallah. *Reducing the Latency of Division Operations with Partial Caching*. Proc. 36th Asilomar Conference on Signals, Systems and Computers, 2002.

### [Bertoni et al, 2003]

G. Bertoni, L. Breveglieri, I. Koren, P. Maistri and V. Piuri, *Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard*, IEEE Trans. on Computers, pp. 492-505, 2003.

## Referencias

11,00100100001111110110101010001000100010001011010001000110011000110011000101000101110000001101110000011100110100100100000010010110000010001

0001010011001111100110001110100

### [Bewick, 1994]

G.W. Bewick. *Fast multiplication: Algorithms and implementation*. PhD Thesis, Dept. of Electrical Engineering, Standford University, 1994.

### [Bewick y Flynn, 1992]

G. Bewick, M. Flynn. *Bynary multiplication using partially redundant multipliers*. TR CSL-TR-92-528. Computer System Laboratory, Stanford University, 1992.

## Referencias

11.001001000011111010101010001000100001011010001000011010011000100110001001100010100101110000001101110000011100110100100101000001001001110000010001  
0001010011001111100110001110100

### [Bohlender, 1990]

G. Bohlender, *What Do We Need Beyond IEEE Arithmetic?*, Computer Arithmetic and Self-Validating Numerical Methods, C. Ullrich, ed. pp 1-32, Boston: Academic Press, 1990.

### [Bohlender, 1991]

Gerd Bohlender, *Decimal Floating-Point Arithmetic in Binary Representation*, Computer arithmetic: Scientific Computation and Mathematical Modelling, 1991.

### [Boldo y Daumas, 2003]

S. Boldo and M. Daumas, *Representable correcting terms for possibly underflowing floating point operations*, Proceedings of the 16th IEEE Symposium on Computer Arithmetic, 2003.

### [Brent y Kung, 1982]

R.P. Brent, H.T. Kung, *A regular layout for parallel adders*, IEEE Transactions on Computers, C-31(3): 260-264, 1982.

### [Brezinski, 1980]

C. Brezinski, *History of Continued Fractions and Pade Approximants*. Springer-Verlag, 1980.

### [Bruguera y Lang, 1999]

J.D. Bruguera, T. Lang. *Leading-One Prediction with Concurrent Position Correction*, IEEE Transactions on Computers, Vol 48, no. 10, 1999.

### [Bruguera y Lang, 2000]

J.D. Bruguera, T. Lang, *Rounding in Floating-Point Addition using a Compound Adder*, Internal Report, University of Santiago de Compostela, Spain, 2000.

### [Bruguera y Lang, 2001]

J. D. Bruguera, T. Lang. *Multilevel Reverse Most-Significant-Carry Computation*. IEEE Transactions on Very Large Scale of Integration (VLSI) Systems. Vol. 9. no. 6. 2001.

## Referencias

11,0010010000111111011010101001000100010001011010001000110011001100011001100010100101110000011011100001110011010010010000010010111000010001  
00010100110011111001100011110100

### [Buchberger, 1991]

B. Buchberger, *Groebner Bases in MATHEMATICA: Enthusiasm and Frustation, Programming Environments for High-level Scientific Problem Solving*, pp. 80-91, 1991.

### [Carr, 1993]

S. Carr. *Memory Hierarchy Management*. PhD Thesis, Rice University, 1993.

### [Chen et al, 2000]

F. Cheng, S.H. Unger, M. Theobald. *Self-Timed Carry-Lookahead Adders*. IEEE Transactions on Computers, Vol. 48, no. 7, pp. 659-672, 2000.

### [Chen-Ying, 1996]

H. Chen-Ying. *Variable Precision Arithmetic Processor in FPGAs*. Master's Thesis, University of Toronto, 1996.

### [Cilio y Corporal, 1999]

A. G. M. Cilio, H. Corporal, *Floating Point to Fixed Point Conversion of C Code*, Computational Complexity, pp 229-243, 1999

### [Clark, 1998]

D. Clark, *Supercomputing: The Next Generation*, IEEE Computational Science and Engineering, Vol. 5, no. 5, pp. 79-81, 1998.

### [Cohen et al, 1983]

M.S. Cohen, T.E. Hull, V.C. Hamacher, *CACAD: A Controlled-Precision Decimal Arithmetric Unit*, IEEE Transactions on Computers, Vol C-32, pp 370-377, 1983

### [Cowlishaw, 2003]

M. F. Cowlishaw, *Decimal Floating-Point: Algorism for Computers*, Proceedings of the 16th IEEE Symposium on Computer Arithmetic, pp. 104-111, 2003.

### [Conte et Al, 1997]

## Referencias

11.001001000011111010101010001000100001011010001000100011010011000100110001001100010011000001101110000011001101001001010000010010110000010001

0001010011001111100110001110100  
T.M. Conte, P.K. Dubey, M.D. Jennings, R.B. Lee, A. Peleg, S. Rathnam, M. Schlansker, P.Song, A. Wolfe, *Challenges to Combining General-Purpose and Multimedia Processors*, IEEE Computer, pp 33-37, 1997.

### [Dadda, 1965]

L. Dadda. *Some Schemes for Parallel Multipliers*, Alta Frequenza, Vol. 34, 1965.

### [Dekker, 1971]

T. Dekker., *A Floating Point Technique for Extending the Available Precision*, Numerische Mathematik. Vol. 18 pp. 224-242, 1971.

### [Ercegovac y Trivedi, 1977]

M.D. Ercegovac, K.S. Trivedi, *On-line Arithmetic for Division and Multiplication*, IEEE Transactions on Computers, Vol. 26, no.7, pp. 681-687, 1977.

### [Ercegovac y Trivedi, 1987]

M.D. Ercegovac, K. Trivedi, *On-line Operations*, IEEE Transactions on Computers, Vol 36, no. 7, pp. 895-897, 1987.

### [Ercegovac et al, 2000a]

M.D. Ercegovac, T. Lang, J.-M. Muller, A. Tisserand. *Reciprocation, Square Root, Inverse Square Root, and Some Elementary Functions Using Small Multipliers*. IEEE Trans. Computers, Vol. 49(7), pp. 628-637, 2000.

### [Ercegovac et al, 2000b]

M.D. Ercegovac, L. Imbert, D.W. Matula, J. Muller, G. Wei. *Improving Goldschmidt Division, Square Root, and Square Root Reciprocal*. IEEE Transaction on Computers, Vol. 49, n° 7, 2000.

### [EU, 1999]

European Commission Directorate General II, *The introduction of the Euro and the Rounding of Currency Amounts*, II/28/99-EN Euro Papers n. 22, DGII/C-4-SP(99), 1999.

### [Even et al, 2003]

## Referencias

11,00100100001111101101010100010001000101010001000100011010011000100110001001100010100101110000011011100001110011010010010100000100100111000010001  
0001010011001111100110001110100

G. Even, P-M. Seidel, W.E. Ferguson, *A Parametric Error Analysis of Goldschmidt's Division Algorithm*, Proceedings of the 16th IEEE Symposium on Computer Arithmetic, 2003.

### [Even y Müller, 2000]

G. Even, S.M. Müller, P-M. Seidel. *A Dual Precision IEEE Floating-Point Multiplier*. Integration, The VLSI Journal, Vol. 29, Issue 2, 2000.

### [Even y Seidel, 2000]

G. Even, P. Seidel. *A comparison of Three Rounding Algorithms for IEEE Floating-Point Multiplication*. IEEE Transactions on Computers, Vol. 49, no 7, pp. 638-650, 2000.

### [Fahmy y Flynn, 2003]

A.H. Fahmy, M. J. Flynn. *The Case for a Redundant Format in Floating Point Arithmetic*. Proceedings of the 16th IEEE Symposium on Computer Arithmetic, 2003.

### [Ferreira, 1998]

A. Ferreira Tenca, *Variable Long-Precision Arithmetic (VLPA) for Reconfigurable Coprocessor Architectures*, PhD Thesis, University of Los Angeles, 1998.

### [García et al, 2003a]

Juan Manuel García Chamizo, Jerónimo Mora Pascual, Higinio Mora Mora, M<sup>a</sup> Teresa Signes Pont, *Time-Precision Flexible Arithmetic Unit*, XVIII Conference on Design of Circuits and Integrated Systems (DCIS), 2003.

### [García et al, 2003b]

Juan Manuel García Chamizo, Jerónimo Mora Pascual, Higinio Mora Mora, M<sup>a</sup> Teresa Signes Pont, *Calculation Methodology for Flexible Arithmetic Processing*, IFIP International Conference on Very Large Scale Integration (VLSI-SoC), 2003.

### [García et al, 2003c]

## Referencias

11.0010010000111110101010100010001000010101000100010001101001100010011000100110001001100001101110000011001101001001010010000010010110000010001

Juan Manuel García Chamizo, Jerónimo Mora Pascual, Higinio Mora Mora, *Time-Precision Flexible Adder*, IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2003.

### [Gianantonio, 1993]

P.D. Gianantonio, *A Functional Approach to Computability on Real Numbers*, Ph. D. Thesis, Università di Pisa-Genova-Udine. 1993.

### [Goldberg, 1967]

I.B. Goldberg, *27 Bits Are Not Enough for 8-Digit Accuracy*. Communications of the ACM. 10(2), pp 105-106, 1967.

### [Goldberg, 1990]

D. Goldberg. *Computer Architecture A Quantitative Approach*, Chapter Appendix A. Morgan Kaufmann, 1990.

### [Goldberg, 1991]

D. Goldberg, *What every Computer Scientist Should Know About Floating-Point Arithmetic*, Computer Surveys, Vol. 23, no. 1, pp. 5-48, 1991.

### [Guyot et al, 1989]

A. Guyot, Y. Herreros, J.M. Muller, *JANUS, an On-line Multiplier/divider for manipulating large numbers*, Proceedings of the 9th IEEE Symposium on Computer Arithmetic, pp. 106-111, 1989.

### [Guelfond, 1979]

A.O. Guelfond, *Resolución de ecuaciones en números enteros*, Lecciones populares de matemáticas, Ed. Mir, 1980.

### [Hehner y Horspool, 1979]

E.C.R. Hehner, R.N.S. Horspool, *A New Representation of the Rational Numbers for fast Easy Arithmetic*, SIAM J. Computing, Vol. 8, no. 2, 1979.

### [Herring, 2000]

C. Herring, *Microprocessors, Microcontrollers, and Systems in the New Millennium*, IEEE Micro, Vol. 20, no. 6, pp. 45-51, 2000

## Referencias

11,001001000011111011010101000100010001011010001000110100110001001100010100110001010011000101110000011011100001110011010010010100100000100101110000010001  
0001010011001111100110001110100

### [Hoffmann, 1989]

C.M. Hoffmann. *The Problems of Accuracy and Robustness in Geometric Computation*, IEEE Computer, Vol. 22, no. 3, pp. 31-40, 1989.

### [Hokenek y Montoye, 1990]

E. Hokenek, G. R. Montoye. *Leading-zero anticipator (lza) in the IBM risc system/6000 floating point execution unit*, IBM J. Res. Develop., pp 71-77, 1990.

### [Hormigo et al, 1999]

J. Hormigo, J. Villalba, E.L. Zapata, *Interval Sine and Cosine Functions Computation Based on Variable-Precision CORDIC Algorithm*, 14th IEEE Symposium on Computer Arithmetic, 1999.

### [Hormigo el al, 2000]

J. Hormigo , J. Villalba, M.J. Schulte, *Hardware Algorithm for Variable-Precision Division*, 4th Conf. on Real Numbers and Computers, 2000.

### [Hsu, 1996]

C.-Y. Hsu, *Variable Precision Arithmetic Processor in FPGAs*, Master's Thesis, University of Toronto, 1996.

### [Hull et al, 1991]

T.E. Hull, M.S. Cohen, C.B. Hull, *Specification for a Variable-Precision Arithmetic Coprocessor*, Proceedings of the 10th Symposium on Computer Arithmetic, pp. 127-131, 1991.

## Referencias

11.00100100001111101010100010001000010110100010001100110001001100011011000001101110000011100110100100101000001001001110000010001  
0001010011001111100110001110100

### [IEEE, 1985]

American National Standards Institute and Institute of Electrical and Electronic Engineers. *IEEE Standard for Binary Floating-Point Arithmetic. ANSI/IEEE Standard 754*, 1985.

### [IEEE, 1987]

American National Standards Institute and Institute of Electrical and Electronic Engineers. *IEEE Standard for Radix-Independent Floating-Point Arithmetic. ANSI/IEEE Standard 854*, 1987.

### [IEEETC, ISSN: 0018-9340]

*IEEE Transactions on Computers*, ISSN: 0018-9340, IEEE Computer Society, 10662 Los Vaqueros Circle, PO Box 3014, Los Alamitos, CA, 90720-1314, Periodicidad mensual.

### [IEEEVLSI, ISSN:1063-8210]

*IEEE Transactions on Very Large Scale Integration Systems*, ISSN: 1063-8210, IEEE Computer Society, 10662 Los Vaqueros Circle, PO Box 3014, Los Alamitos, CA, 90720-1314, Periodicidad trimestral.

### [Inacio y Ombres, 1996]

C. Inacio, D. Ombres, *The DSP decision: fixed point or floating point?*, IEEE Spectrum, Vol 33, 1996.

### [Ing-Jer y Tzu-Chin, 1998]

H. Ing-Jer, P. Tzu-Chin. *Analysis of x86 Instruction Set Usage for DOS/Windows Applications and Its Implication on Superscalar Design*. Proc. of the International Conference on Computer Design. IEEE, 1998.

### [Ito et al, 1997]

M. Ito, N. Takagi, S. Yagima. *Efficient Initial Approximation for Multiplicative Division and Square Root by a Multiplication with Operand Modification*. IEEE Transactions on Computers, Vol. 46, nº 4. 1997.

### [JACM, ISSN: 0004-5411]

## Referencias

11,0010010000111110110101010001000100010110100010001101001100010011000100111000000110111000001110011010010010000001001001110000010001  
0001010011001111100110001110100

*Journal of the ACM*, ISSN: 0004-5411, Association Computing Machinery, 1515 Broadway, New York, NY, 10036. Periodicidad trimestral.

### [JCSC, ISSN: 0218-1266]

*Journal of Circuit Systems and Computers*, ISSN: 0218-1266, World Scientific Publication. Journal Dept. PO Box 128 Farrer Roadsingapore. Singapore, 912805. Periodicidad trimestral.

### [JCSS, ISSN: 0022-0000]

*Journal of Computer and System Sciences*, ISSN: 0022-0000, Academic Press Inc. 525 B ST, STE 1900, San Diego, CA, 92101-4495. Periodicidad bimensual.

### [JSC, ISSN: 1383-7621]

*Journal of Systems Architecture*, ISSN: 1383-7621, Elsevier Science BV, PO Box 211, Amsterdam, Netherlands, 1000 AE. Periodicidad mensual.

### [Kaihara y Takagi, 2003]

M.E. Kaihara, N. Takagi, *A VLSI Algorithm for Modular Multiplication/Division*, Proceedings of the 16th IEEE Symposium on Computer Arithmetic, 2003.

### [Karatsuba y Ofman, 1963]

A. Karatsuba, Y. Ofman. *Multiplication on Multidigit Numbers on Automata*, Soviet Phys. Doklady, Vol. 7, no. 7, 1963.

### [Kim et al, 1998]

S. Kim, KI. Kum y W. SPNG, *Fixed-Point Optimization Utility for C and C++ Based Digital Processing Programs*, IEEE Transactions on Circuits and Systems-II: Analog and digital signal processing, Vol. 45, no. 11, 1998.

### [Klatte et al, 1991]

R. Klatte, U. Kulisch , M. Neaga, D. Ratz, Ch. Ullrich, *PASCAL - XSC: Language Reference with Examples*, 1991.

### [Kloos et al, 2002]

## Referencias

11,001001000011111010101010001000100001011010001000100011010011000110011000110011000101001011100000011011100000111001101001001010010000010010111000010001  
00010100110011111001100011110100

H. Kloos, J.P. Wittenburg, W. Hinrichs, H. Lieske, L. Friebe, C. Klar, P. Pirsch, *HIPAR-DSP 16, a scalable highly parallel DSP core for system on chip video and image processing applicantions*, IEEE International Conference on Acoustics, Speech, and Signal Processing, 2002

### [Kneip et al 1994]

J. Kneip, K. Rönnér, P. Pirsch, *A Data Path Array with Shared Memory as Core of a High Performance DSP*, International Conference on Application Specific Array Processors, 1994.

### [Knuppel, 1994]

O. Knuppel, *PROFIL/BIAS - A Fast Interval Library*, Computing, Vol. 53, ns. 3-4, pp. 277-288, 1994.

### [Kolla et al, 1999]

R. Kolla, A. Vodopivec, J. Wolf, V. Gudenberg, *The IAX Architecture: Interval Arithmetic Extension*, Tech. Report, University of Würzburg, 1999.

### [Koren et al, 2003]

I. Koren, Y. Koren, B. Oommen, *Saturating Counters: Application and Design Alternatives*, Proceedings of the 16th IEEE International Symposium on Computer Arithmetic, 2003.

### [Kornerup, 1994]

P. Kornerup, *Digit-Set Conversions: Generalizations and Applications*, IEEE Transactions on Computers, Vol. 43, no. 5, pp. 622-629, 1994.

### [Kornerup, 2003]

P. Kornerup. *Revisiting SRT Quotient Digit Selection*, Proceedings of the 16th IEEE Symposium on Computer Arithmetic, 2003.

### [Kornerup y Matula, 1983a]

D. Matula, P. Kornerup. *Finite Precision Rational Arithmetic: Slash Number Systems*, IEEE Transactions on Computers, Vol. C-32 pp. 3-18, 1983.

## Referencias

11.001001000011111101101010100010001000101010010001000110100110011000110011000101001011100000011011100000111001101001001000100100100011100000010001  
0001010011001111100110001110100

### [Kornerup y Matula, 1983b]

D. Matula, P. Kornerup, *Finite Precision Rational Arithmetic: An Arithmetic Unit*, IEEE Transactions on Computers, Vol. C-32 pp. 378-387, 1983.

### [Kornerup y Matula, 1991]

P. Kornerup, D. Matula, *Algorithms for Arbitrary Precision Floating Point Arithmetic*, Proceedings of the 10th IEEE Symposium on Computer Arithmetic, 1991.

### [Kum et al, 1997]

KI Kum, J. Kang y W. Sung, *A Floating-point to Fixed-point C Converter for Fixed-point Digital Signal Processors*, Proceeding of the 2nd SUIF Compiler Workshop, 1997.

### [Lakamraju et al, 2002]

V. Lakamraju, I. Koren and C.M. Krishna, *Filtering Random Networks to Synthesize Interconnection Networks with Multiple Objectives*, IEEE Transactions on Parallel and Distributed Systems, pp. 1139-1149, 2002.

## Referencias

11.0010010000111110101010010001000100010110100010001101001100010011000100110001001110000011011100001110011010010010100000100100111000010001  
0001010011001111100110001110100

### [Lang y Antelo, 2001]

T. Lang and E. Antelo, *Correctly Rounded Reciprocal Square-root by Digit Recurrence and Radix-4 Implementation*, Proceeding of the 15th IEEE Symposium on Computer Arithmetic, 2001.

### [Lefevre y Muller, 2003]

V. Lefevre and J.M. Muller, *On-the-fly Range Reduction*, Journal of VLSI Signal Processing, pp. 31-35, 2003.

### [Liddicoat y Flynn, 2001]

A. A. Liddicoat, M. J. Flynn. *High-Performance Floating Point Divide*, Euromicro Symposium on Digital System Design, September 2001.

### [Loeckx y Sieber, 1984]

J. Loeckx y K. Sieber, *The Foundations of Programs Verification*, Ed. John Wiley & Sons Ltd. Londres, 1984.

### [McIlhenny y Ercegovac, 1999]

R. McIlhenny, M.D. Ercegovac, *On the Design of an On-line FFT Network for FPGA's*. 33rd Asilomar Conference on Signals, Systems and Computers, 1999.

### [Mencer et al, 1999]

O. Mencer, M. Morf, M. J. Flynn, *Precision of Semi-Exact Redundant Continued Fraction Arithmetic for VLSI*, SPIE '99 ,Arithmetic session, 1999.

### [Mencer, 2000]

O. Mencer. *Rational Arithmetic Units in Computer Systems*, PhD Thesis, Stanford University, 2000.

### [Michelucci y Moreau, 1997]

D. Michelucci, J-M. Moreau, *Lazy Arithmetic*, IEEE Transactions on Computers, Vol. 46, no. 9, pp. 961-975, 1997.

### [Montuschi y Lang, 1999]

## Referencias

11,00100100001111110110101000100010001011010001000100110001001100011001100010100101110000001101110000011100110100100101001000000100101110000010001  
00010100110011111001100011110100

P. Montuschi, T. Lang, *Very High Radix Square Root with Prescaling and Rounding and a Combined Division/Square Root Unit*. IEEE Transactions on Computers, Vol. 48, no. 8, pp. 827-841, 1999.

## Referencias

11,0010010000111110101010100010001000010110100010001000110100110001001100010011100000110111000001110011010010010000010010011100000100010001100010001110100  
00010100110011111001100011110100

### [Montuschi y Lang, 2001]

P. Montuschi, T. Lang, *Boosting Very-High Radix Division with Prescaling and Selection by Rounding*. IEEE Transactions on Computers Vol. 50, no. 1, pp. 13-27, 2001

### [Moore, 1964]

C. D. Moore, *An Introduction to Continued Fractions*. The National Council of Teachers of Mathematics, 1964

### [Moore, 1979]

R.E. Moore. *Methods and Applications of Interval Analysis*, Studies in Applied Mathematics, 1979.

### [Mora, 2001]

J. M. Mora Pascual, *Unidades Aritméticas en Ccoma Flotante para Tiempo Real*, PhD Thesis, Universidad de Alicante, 2001.

### [Muller, 1991]

J.M. Muller, *On-line Computations: a survey and some new results*, IFIP Workshop on Algorithms and Parallel VLSI Architectures, 1991.

### [Muller, 2003]

J-M. Muller, *Partially rounded Small-Order Approximations for Accurate, Hardware-Oriented, Table-Based Methods*, Proceedings of the 16th IEEE Symposium on Computer Arithmetic, 2003.

### [Nambu et al, 1998]

H. Nambu, K. Kanetu, K.Higeta, M. Usami, T. Kusonoki, K. Yamaguchi, N. Homma. *A 1,8ns Access, 550 Mhz 4,5Mb CMOS SRAM*. IEEE International Solid-State Circuit Conference, 1998.

### [Nedovic et al, 2002]

N. Nedovic, W. W. Walker, V. G. Oklobdzija, M. Aleksic, *A Low Power Symmetrically Pulsed Dual Edge-Triggered Flip-Flop*, Proceedings of the 28th European Solid-State Circuits Conference, 2002.

## Referencias

11,00100100001111110110101010001000100010001101000100011001100110011001100010100101110000001101110000011100110100100100000100101110000010001  
0001010011001111100110001110100

### [Neumaier, 1990]

A. Neumaier, *Interval Methods for Systems of Equations*. Cambridge University Press. 1990.

## Referencias

11.0010010000111110101010100010001000010110100010000100011010011000100110001001110000011011100000111001101001001010000010010110000010001

000101001100111100110001110100

### [Neumann, 1999]

P. G. Neumann, *Practical Architectures for Survivable Systems and Networks*, Army Research Lab., 1999.

### [Nielsen, 1997]

A. M. Nielsen, *Number systems and Digit Serial Arithmetic*, PhD Thesis, Odense University, 1997.

### [Nielsen et al, 2000]

A.M. Nielsen, D.W.Matula, C.N. Lyu, G. Even, *An IEEE Compliant Floating-Point Adder that Conforms with the Pipelined Packet-Forwarding Paradigm*, IEEE Transactions on Computers, Vol 49, no.1, pp. 33-47, 2000.

### [Nielsen y Kornerup, 1999]

A. M. Nielsen, P. Kornerup, *Redundant Radix Representations of Rings*, IEEE Transactions on Computers, Vol 48, no. 11, pp. 1153 - 1165, 1999.

### [Oberman, 1996]

S.F. Oberman. *Design Issues in High Performance floating Point Arithmetic Units*. TR CSL-TR-96-711. Computer System Laboratory, Stanford University, 1996.

### [Oberman et al, 1998]

S. Oberman, F. Weber, N.Juffa, G. Favor, *AMD 3DNow! Technology and the K6-2 Microprocessor*, Proceedings of Hot Chips 10, pp. 245-254, 1998.

### [Oklobdzija et al, 1996]

V.G. Oklobdzija, D. Villegger, S.S. Liu. *A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach*. IEEE Transactions on Computers. Vol. 45, pp. 294-306, 1996.

### [Oklobdzija et al, 2003]

V. G. Oklobdzija, B. R. Zeydel, H. Dao, S. Mathew, R. Krishnamurthy, *Energy-Delay Estimation Technique for High-Performance Microprocessor*

## Referencias

11,001001000011111011010101000100010001011010001000110011001100011001100010100101110000011011100000111001101001001010000010101001110000010001  
0001010011001111100110001110100

VLSI Adders, Proceedings of the 16th IEEE Symposium on Computer Arithmetic, 2003.

### [Omondi, 1994]

A. Omondi. *Computer Arithmetic Systems, Algorithms, Architecture and Implementations*. Prentice-Hall, 1994.

### [Parhami, 2000]

B. Parhami, *Computer Arithmetic: Algorithms and Hardware Designs*, Oxford University Press, 2000.

### [Parhi, 1997]

K.K. Parhi, *Fast Low-energy VLSI Binary Addition*, Proceedings of International Conference on Computer Design ICCD, pp. 676-684, 1997.

### [Park et al, 1999]

W.C. Park, T.D. Han, S.D. Kim, S.B. Yang. *A Floating point Multiplier Performing IEEE Rounding and Addition in Parallel*. Journal of Systems Architecture, Vol. 45. no. 14, 1999.

### [Patterson y Hennessy, 2002]

D.A. Patterson, J.L. Hennessy, *Computer Architecture a quantitative approach*, Morgan Kaufmann Publishers, 2002.

### [Paul y Seidel, 2003]

W. J. Paul, P-M. Seidel, *To Booth or Not To Booth?*, Integration, the VLSI journal, 2003.

### [Paulin et al, 2001]

P. Paulin, F. Karim and P. Bromley, *Network Processors: A Perspective on Market Requirements, Processor Architectures and Embedded S/W Tools*, Proceedings of the Design, Automation and Test in Europe, 2001.

### [Peleg y Weiser, 1996]

A. Peleg y U. Weiser, *MMX Technology Extension to the Intel Architecture*, IEEE Micro July/August, pp 42-50, 1996.

## Referencias

11,00100100001111101101010100010001000100010110100010001001100010010011000100111000001101110000011100110100100101000001001001110000010001  
0001010011001111100110001110100

### [Piñeiro y Bruguera, 2002]

J.-A. Piñeiro, J.D. Bruguera. *High-Speed Double-Precision Computation of Reciprocal, Division, Square Root and Inverse Square Root*. IEEE Transactions on Computers, Vol. 51, No. 12. 2002.

### [Piso et al, 2002]

D. Piso, J.-A. Piñeiro, J.D. Bruguera. *Analysis of the Impact of Different Methods for Division/Square Root Computation in the Performance of a Superscalar Microprocessor*. Proceedings of EUROMICRO Symposium on Digital System Design. 2002.

## Referencias

11.00100100001111101101010100010001000101101000100011010011000100110001001100010100101110000011011100001110011010010010000010010110000010001  
0001010011001111100110001110100

### [Press et al, 1994]

W. H. Press et Al, *Numerical Recipes in C: the art of Scientific Computing*, Cambridge University Press, 2nd edition, 1994.

### [Priest, 1991]

D.M. Priest, *Algorithms for Arbitrary Precision Floating Point Arithmetic*, Proceedings of the IEEE 10th Symposium of Computer Arithmetic, pp. 132-143, 1991.

### [Quach et al, 1991]

N. Quach, N. Takagi and M. Flynn, *On Fast IEEE Rounding*, Technical Report CSL-TR-91-459, Stanford University, 1991.

### [Quach y Flynn, 1990]

N. Quach, M.J. Flynn, *An improved Algorithm for High-Speed Floating-Point Addition*, Technical Report CSL-TR-90-442, Stanford University, 1990.

### [Ratz, 1990]

D. Ratz, *The Effects of the Arithmetic of Vector Computers on Basis Numerical Methods*, Computer Arithmetic and Self-Validating Numerical Methods, C. Ullrich, pp 499-514, Academic Press, 1990.

### [Robertson y Trivedi, 1977]

J.E. Robertson, K.S. Trivedi, *On the Use of Continued Fractions for Digital Computer Arithmetic*. IEEE Transactions on Computers, 1977.

### [Sáez et al, 1998]

E. Sáez, J. Villalba, J. Hormigo, F.J. Quiles, J.I. Benavides, E.L. Zapata, *FPGA Implementation of a Variable Precision CORDIC processor*, 13th Conf. on Design of Circuits and Integrated Systems (DCIS'98), 1998.

### [Sanna et al, 1998]

A. Sanna, P. Montuschi, M. Rossi, *A Flexible Algorithm for Multiprocessor Ray Tracing*, The computer journal, Vol. 41, No. 7, pp. 503-516, 1998.

## Referencias

11,00100100011111101010101000100010001000100011010001011010001001100011001100010100101110000001101110000011100110100100101001000000100100111000010001  
0001010011001111100110001110100

### [Schneider et al, 2000]

A. Schneider, R. McIlhenny, M.D. Ercegovac, *BigSky - An On-Line Arithmetic Design Tool for FPGAs*, IEEE Symposium on Field-Programmable Custom Computing Machines, 2000.

## Referencias

11,0010010000111110110101010001000100010110100010001101001100010011000101001011100000110111000001110011010010010100000100101110000010001  
0001010011001111100110001110100

### [Schönhage y Strassen, 1971]

A. Schönhage, V. Strassen. *Schnelle Multiplikation grosser Zahlen*, Computing, Vol. 7, pp. 281-292, 1971.

### [Schulte, 1994]

M.J. Schulte. *Optimal initial approximations for the Newton-Raphson division algorithm*. Computing, Vol. 53. 1994.

### [Schulte, 1996]

M.J. Schulte, *A Variable-Precision, Interval Arithmetic Processor*, PhD Thesis, University of Texas, 1996.

### [Schulte, 2000]

M.J. Schulte, *A Family of Variable-Precision Interval Arithmetic Processors*, IEEE Transactions on Computers, Vol. 49, no. 5, pp. 1-11, 2000.

### [Schulte et al, 1999]

M.J. Schulte, A. Akkas, V. Zelov, J.C. Burley, *The Interval Enhanced GNU Fortran Compiler*, Reliable Computing, Vol. 5, no. 3, pp. 311-322, 1999.

### [Schulte et al, 2000]

M. J. Schulte, P. I. Balzola, A. Akkas, R. W. Brocato, *Integer Multiplication with Overflow Detection or Saturation*, IEEE Transactions on Computers, Vol. 49, 2000.

### [Schulte y Swartzlander, 1995]

M.J. Schulte, E.E. Swartzlander, Jr. *A Processor for Staggered Interval Arithmetic*, Proceedings of the 1995 International Conference on Application Specific Array Processors, pp. 104-112, 1995.

### [Schulte y Swartzlander, 2000]

M. J. Schulte, E. E. Swartzlander, *A Family of Variable-Precision, Interval Arithmetic Processors*, IEEE Transactions on Computers, Vol. 49, 2000.

### [Seidel et al, 2001]

## Referencias

11.00100100001111101010101000100010000101101000100010001100110001001100010100101110000001101110000011100110100100101000001001001110000010001  
000101001100111100110001110100

P-M. Seidel, L. McFearin, D.W. Matula, *Binary Multiplication Radix-32 and Radix-256*, Proceedings of the 15th IEEE Symposium on Computer Arithmetic, 2001.

## Referencias

11.0010010000111111011010101000100010001011010001000110100110001001100010100110001010011000000110111000001110011010010010100100000010010110000010001  
0001010011001111100110001110100

### [Seidensticker, 1983]

R.B. Seidensticker, *Continued fractions for high-speed and high-accuracy computer arithmetic.* Proceeding of the 6th IEEE Symposium on Computer Arithmetic, 1983.

### [Slater, 1996]

M. Slater, *The Microprocessor Today*, IEEE Micro, Vol. 16, no. 6, pp. 32-44, 1996.

### [Smith, 1991]

D.M. Smith, *A Fortan Package for Floating-Point Multiple-Precision Arithmetic*, ACM Transactions on Mathematical Software, Vol. 17, no. 2, pp. 273-283, 1991.

### [Smith y Weingart, 1999]

W. S. Smith, S. Weingart, *Building a High-Performance, Programmable Secure Coprocessor*, Computer Networks, Vol. 31, No. 9, 1999.

### [Srinivas y Parhi, 1992]

H.R. Srinivas, K.K. Parhi, *A Fast VLSI Adder Architecture*, IEEE Journal of Solid-State Circuits, SC-19 (5), pp. 761-767, 1992.

### [Sterbenz, 1974]

P. Sterbenz, *Floating-Point Computation*, Prentice-Hall, Englewood Cliffs, New Jersey, 1974.

### [Sun Microsystems, 2000]

*Numerical Computation Guide*, Sun Microsystems, 2000.

### [Suzuki et al, 1996]

H. Suzuki, H. Morinaka, H. Makino, Y. Nakase, K. Mashiko, T. Sumi, *Leading-Zero Anticipatory Logic for High Speed Floating Point Addition*, IEEE J. Solid-State Circuits, Vol. 31, no. 8, pp. 1157-1164, 1996.

### [Takagi, 1998]

## Referencias

11,00100100001111101010100010001000010110100010001001100010011000100110001001100010011000001101110000011001101001001000001001001110000010001

N. Takagi, *A VLSI algorithm for Modular Division based on the Binary GCD algorithm*, IEICE Trans. Fundamentals, Vol. E81-A, no.5, 1998.

### [Takagi y Horiyama, 1999]

N. Takagi, T. Horiyama. *A High-Speed Reduced-Size Adder Under Left-to-Right Arrival*. IEEE Transactions on Computers, Vol. 48, no. 1, pp. 76-80, 1999.

### [Tang, 1991]

P.T.P. Tang, *Table-lookup Algorithms for Elementary Functions and Their Error Analysis*, Proc. 10th Symposium on Computer Arithmetic, pp. 232-236, 1991.

### [Tenca y Ercegovac, 1998]

A. Tenca, M.D. Ercegovac. *A variable long-precision arithmetic unit design for reconfigurable coprocessor architectures*. Proceeding of IEEE Symposium on FPGAs for Custom Computing Machines, 1998.

### [Thakkar y Huff, 1999]

S. Thakkar, T. Huff, *The Internet Streaming SIMD Extensions*, Intel Technology Journal, Vol. Q2, 1999.

### [Toom, 1963]

A. L. Toom. *The complexity of a scheme of functional elements realizing the multiplication of integers*. Soviet Math, Vol. 3, 1963.

### [Turing, 1937]

A.M. Turing, *On computable Numbers, with an Application to the Entscheidungs Problem*, Proc. London Math. Soc. 42, pp. 230-265, 1937.

### [Varga, 1990]

R.S. Varga, *Scientific Computation on Mathematical Problems and Conjectures*, SIAM, Philadelphia, 1990.

### [Villalba et al, 2002]

J. Villalba Moreno, G. Bandera Burgueno, M. A. González Peñalber, J. Hormigo Aguilar. *Polynomial Evaluation on Multimedia Processors*,

## Referencias

11.001001000011111011010101000100010001010100010001000110100110010011000110011000101001010011100000011011100000111001101001001010000010100111000010001  
0001010011001111100110001110100

International Conference on Application-specific Systems, Architectures and Processors, 2002.

### [Vuillemin, 1990]

J.E. Vuillemin, *Exact Real Computer Arithmetic with Continued Fractions*, IEEE Transactions on Computers, Vol 39, pp. 1087-1105, 1990.

### [Wada et al, 1992]

T. Wada, S. Rajan, S.A. Przybylski, *An Analytical Access Time Model for On-Chip Cache Memories*. IEEE Journal of Solid-State Circuits, Vol. 27, no. 8, 1992.

## Referencias

11,001001000011111010101010001000100001011010001000110011000110011000110011000110011000011011100000111001101001001010000100100111000010001  
00010100110011111001100011110100

### [Wallace, 1964]

C.S. Wallace. *A Suggestion for a Fast Multiplier*, IEEE Transactions on Computers, Vol. 13, no. 2, 1964.

### [Wei y Thompson, 1990]

B.W.Y. Wei, C.D. Thompson. *Area-time Optimal Adder Design*. IEEE Transactions on Computers, Vol. 39, no. 5, 1990.

### [Wen-Chang y Chein-Wei, 2000]

Y. Wen-Chang, J. Chein-Wei. *High-Speed Booth Encoded Parallel Multiplier Design*. IEEE Transactions on Computers, Vol. 49, no. 7, 2000.

### [Wilkinson, 1964]

J. Wilkinson., *Rounding Errors in Algebraic Processes*, Prentice-Hall, Englewood Cliffs, New Jersey, 1964.

### [Wilton y Jouppi, 1994]

S.J.E. Wilton, N.P. Jouppi. *An Enhanced Access and Cycle Time Model for On-Chip Caches*. Digital Western Research Laboratory, 2000.

### [Wires, 2000]

K. E. Wires, *Arithmetic Units for Digital Signal Processing and Multimedia*, PhD Thesis, Lehigh University, 2000.

### [Wolf y Franklin, 2002]

T. Wolf, M. Franklin, *Design Tradeoffs for Embedded Network Processors*, International Conference on Architecture of Computing Systems, 2002.

### [Wong y Goto, 1995]

W.F. Wong and E. Goto, *Fast Evaluation of the Elementary Functions in Simple Precision*, IEEE Trans. Computers, Vol. 44, no 3, pp 453-457, 1995.

### [Xiaoning et al, 1999]

## Referencias

11,00100100001111110110101010001000100010001011010001000100011010011000100110001001100010100101110000001101110000011100110100100101000001001001110000010001  
0001010011001111100110001110100

N. Xiaoning, L. Gazsi, F. Engel, G. Fettweis, *A new network processor architecture for high-speed communications*, IEEE Workshop on Signal Processing Systems, 1999.

### [Yee y Tygar, 1995]

B.S. Yee, J.D. Tygar, *Secure Coprocessors in electronic Commerce Applications*, The First USENIX Workshop on Electronic Commerce, 1995.

### [Yu et al, 2003]

X. Y. Yu, V. G. Oklobdzija, W. W. Walker, *An Efficient Transistor Optimizer for Custom Circuits*, International Symposium on Circuits and Systems, 2003.

### [Zimmermann, 1997]

H. Zimmermann. *Binary Adder Architectures for Cell-Based VLSI and their Syntesis*. PhD Thesis, Swiss Federal Institute of Technology, 1997.

### [Zuras, 1994]

D. Zuras. *More on Squaring and Multiplying Large Integers*. IEEE Transactions on Computers, Vol. 43, no. 8, 1994.